

Geïntegreerde proef 6^{de} jaar Industriële Wetenschappen

RADAR


Principe en werking

Bijlagen


VTI Torhout
Mevrouw Degryse
1999-2000

Jonas Anrijs
Tom Deraus
Jonas Missiaen
Gerd Vermont


Bijlagen



Digitale schakeling: afstandsbeeping



Digitale schakeling: Snelheidsbepaling voor radar die constant uitzendt



Digitale schakeling: Snelheidsbepaling voor radar die pulsen uitzendt

SILICON PLANAR EPITAXIAL TRANSISTORS

General purpose n-p-n transistors in a plastic TO-92 variant, especially suitable for use in driver stages of audio amplifiers.


QUICK REFERENCE DATA

		BC546	BC547	BC548
Collector-emitter voltage ($V_{BE} = 0$)	V_{CES} max.	80	50	30 V
Collector-emitter voltage (open base)	V_{CEO} max.	65	45	30 V
Collector current (peak value)	I_{CM} max.	200	200	200 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot} max.	500	500	500 mW
Junction temperature	T_j max.	150	150	150 $^{\circ}\text{C}$
D.C. current gain $I_C = 2\text{ mA}; V_{CE} = 5\text{ V}$	h_{FE}	> 110 < 450	110 800	110 800
Transition frequency $I_C = 10\text{ mA}; V_{CE} = 5\text{ V}$	f_T typ.	300	300	300 MHz
Noise figure at $R_S = 2\text{ k}\Omega$ $I_C = 200\text{ }\mu\text{A}; V_{CE} = 5\text{ V}$ $f = 1\text{ kHz}; B = 200\text{ Hz}$	F typ.	2	2	2 dB

MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-92 variant.



RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

		BC546	BC547	BC548
Collector-base voltage (open emitter)	V_{CBO}	max. 80	50	30 V
Collector-emitter voltage ($V_{BE} = 0$)	V_{CES}	max. 80	50	30 V
Collector-emitter voltage (open base)	V_{CEO}	max. 65	45	30 V
Emitter-base voltage (open collector)	V_{EBO}	max. 6	6	5 V
Collector current (d.c.)	I_C		max.	100 mA
Collector current (peak value)	I_{CM}		max.	200 mA
Emitter current (peak value)	$-I_{EM}$		max.	200 mA
Base current (peak value)	I_{BM}		max.	200 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$	P_{tot}		max.	500 mW
Storage temperature	T_{stg}			-65 to + 150 $^{\circ}\text{C}$
Junction temperature	T_j		max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	R_{thj-a}	=	0,25 K/mW
From junction to case	R_{thj-c}	=	0,15 K/mW

CHARACTERISTICS

$T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Collector cut-off current			
$I_E = 0; V_{CB} = 30\text{ V}$	I_{CBO}	<	15 nA
$I_E = 0; V_{CB} = 30\text{ V}; T_j = 150\text{ }^{\circ}\text{C}$	I_{CBO}	<	5 μA
Base-emitter voltage*			
$I_C = 2\text{ mA}; V_{CE} = 5\text{ V}$	V_{BE}	typ.	660 mV
			580 to 700 mV
$I_C = 10\text{ mA}; V_{CE} = 5\text{ V}$	V_{BE}	<	770 mV

Saturation voltage*			typ.	90	mV
$I_C = 10 \text{ mA}; I_B = 0,5 \text{ mA}$	V_{CEsat}		<	250	mV
	V_{BEsat}		typ.	700	mV
$I_C = 100 \text{ mA}; I_B = 5 \text{ mA}$	V_{CEsat}		typ.	200	mV
	V_{BEsat}		<	600	mV
	V_{BEsat}		typ.	900	mV
Collector capacitance at $f = 1 \text{ MHz}$	C_c		typ.	2,5	pF
$I_E = I_e = 0; V_{CB} = 10 \text{ V}$					
Emitter capacitance at $f = 1 \text{ MHz}$	C_e		typ.	9	pF
$I_C = I_c = 0; V_{EB} = 0,5 \text{ V}$					
Transition frequency at $f = 35 \text{ MHz}$	f_T		typ.	300	MHz
$I_C = 10 \text{ mA}; V_{CE} = 5 \text{ V}$					
Small signal current gain at $f = 1 \text{ kHz}$	h_{fe}			125 to 900	
$I_C = 2 \text{ mA}; V_{CE} = 5 \text{ V}$					
Noise figure at $R_S = 2 \text{ k}\Omega$	F				
$I_C = 200 \text{ }\mu\text{A}; V_{CE} = 5 \text{ V}$					
$f = 1 \text{ kHz}; B = 200 \text{ Hz}$					
D.C. current gain	h_{FE}				
$I_C = 10 \text{ }\mu\text{A}; V_{CE} = 5 \text{ V}$					
$I_C = 2 \text{ mA}; V_{CE} = 5 \text{ V}$	h_{FE}				

		BC546	BC547	BC548
	typ.	2	2	2 dB
	<	10	10	10 dB

		BC546A	BC546B	BC547C
		BC547A	BC547B	BC548C
		BC548A	BC548B	BC548C
h_{FE}	typ.	90	150	270
	>	110	200	420
h_{FE}	typ.	180	290	520
	<	220	450	800

* V_{BEsat} decreases by about 1,7 mV/K with increasing temperature.




Fig. 2 BC546A, BC547A and BC548A
 $V_{CE} = 5 \text{ V}$; $T_j = 25 \text{ }^\circ\text{C}$; typical values.




Fig. 3 BC546B, BC547B and BC548B
 $V_{CE} = 5 \text{ V}$; $T_j = 25 \text{ }^\circ\text{C}$; typical values.




Fig. 4 BC547C and BC548C
 $V_{CE} = 5\text{ V}$; $T_j = 25^\circ\text{C}$; typical values.




Fig. 5.




Fig. 6.




Fig. 7.




Fig. 8 $V_{CE} = 5\text{ V}$; $T_j = 25^\circ\text{C}$; typical values.




Fig. 9.




Fig. 10.




Fig. 11




Fig. 12.




Fig. 13




Fig. 14.




Fig. 15


NPN-Silizium-Transistoren

BD 135
BD 137
BD 139

für NF-Treiber- und Endstufen mittlerer Leistung

BD 135, BD 137 und BD 139 sind epitaktische NPN-Silizium-Planar-Transistoren in Kunststoffgehäuse 12 A 3 DIN 41 869 Bl. 4 (TO-126). Der Kollektor ist mit der metallischen Montagefläche des Transistors leitend verbunden. Die Transistoren sind besonders in Verbindung mit BD 136, BD 138 und BD 140 als komplementäre Transistorpaare für Treiberstufen in NF-Verstärkern mit hohen Ausgangsleistungen verwendbar.

Typ	Bestellnummer	Typ	Bestellnummer
BD 135	Q62702-D106	Glimmerscheibe	Q62902-B62
BD 135-6	Q62702-D106-V1	Federscheibe	Q62902-B63
BD 135-10	Q62702-D106-V2	A 3 DIN 137	
BD 135-16	Q62702-D106-V3		
BD 135 gep.	Q62702-D106-P		
BD 137	Q62702-D108		
BD 137-6	Q62702-D108-V1		
BD 137-10	Q62702-D108-V2		
BD 137 gep.	Q62702-D108-P		
BD 139	Q62702-D110		
BD 139-6	Q62702-D110-V1		
BD 139-10	Q62702-D110-V2		
BD 139 gep.	Q62702-D110-P		
BD 135/BD 136 kompl. gep.	Q62702-D139-S1		
BD 137/BD 138 kompl. gep.	Q62702-D140-S1		
BD 139/BD 140 kompl. gep.	Q62702-D141-S1		



Gewicht etwa 0,5 g

Maße in mm

Transistor-Befestigung mit M3-Schraube, Anzugsmoment < 0,8 Nm. (Unterlagscheibe oder Federscheibe verwenden!)

¹⁾ Der Wärmewiderstand erhöht sich mit der 50 μ starken Glimmerscheibe (ungefettet) um 8 K/W; und gefettet um 4 K/W.

Grenzdaten

		BD 135	BD 137	BD 139	
Kollektor-Emitter-Spannung ($R_{BE} \leq 1 \text{ k}\Omega$)	U_{CER}	—	—	100	V
Kollektor-Basis-Spannung	U_{CBO}	45	60	—	V
Kollektor-Emitter-Spannung	U_{CEO}	45	60	80	V
Emitter-Basis-Spannung	U_{EBO}	5	5	5	V
Kollektor-Spitzenstrom	I_{CM}	2,0	2,0	2,0	A
Kollektorstrom	I_C	1,5	1,5	1,5	
Basisstrom	I_B	0,2	0,2	0,2	A
Sperrschichttemperatur	T_j	150	150	150	$^{\circ}\text{C}$
Lagertemperatur	T_s	-55 bis +125			$^{\circ}\text{C}$
Gesamtverlustleistung ($T_G \leq 25^{\circ}\text{C}$)	P_{tot}	12,5	12,5	12,5	W

Wärmewiderstand

		BD 135	BD 137	BD 139	
Kollektorsperrschicht – Luft	R_{thJU}	≤ 110	≤ 110	≤ 110	K/W
Kollektorsperrschicht – Transistorgehäuseboden	$R_{thJG}^1)$	≤ 10	≤ 10	≤ 10	K/W

BD 135
BD 137
BD 139

Statische Kenndaten ($T_U = 25^\circ\text{C}$)

Die Transistoren BD 135, BD 137 und BD 139 werden bei $U_{CE} = 2\text{ V}$ nach der statischen Stromverstärkung B gruppiert und mit Zahlen der DIN-Normenreihe gekennzeichnet.

B-Gruppe	6	10	16	
Typ	BD 135 BD 137 BD 139	BD 135 BD 137 BD 139	BD 135 – –	BD 135 BD 137 BD 139
I_C (mA)	B I_C/I_B	B I_C/I_B	B I_C/I_B	U_{BE} (V)
5	> 25	> 25	> 25	–
150	63 (40 bis 100)	100 (63 bis 160)	160 (100 bis 250)	–
500	> 25	> 25	> 25	1,2

Statische Kenndaten ($T_U = 25^\circ\text{C}$)


		BD 135	BD 137	BD 139	
Kollektor-Emitter-Sättigungsspannung ($I_C = 500\text{ mA}$; $I_B = 50\text{ mA}$)	U_{CEsat}	< 0,5	< 0,5	< 0,5	V
Kollektor-Basis-Reststrom ($U_{CB} = 30\text{ V}$)	I_{CBO}	< 100	< 100	< 100	nA
Kollektor-Basis-Reststrom ($U_{CB} = 30\text{ V}$; $T_U = 125^\circ\text{C}$)	I_{CBO}	≤ 10	≤ 10	≤ 10	μA
Emitter-Basis-Reststrom ($U_{EB} = 5\text{ V}$)	I_{EBO}	≤ 10	≤ 10	≤ 10	μA
Kollektor-Emitter-Durchbruchspannung ($I_{CEO} = 50\text{ mA}$)	$U_{(BR)CEO}$	> 45	> 60	> 80	V
Paarungsbedingung ($I_C = 150\text{ mA}$; $U_{CE} = 2\text{ V}$)	$\frac{B_1}{B_2}$	$\leq 1,41$	$\leq 1,41$	$\leq 1,41$	–

Dynamische Kenndaten ($T_U = 25^\circ\text{C}$)


Transitfrequenz ($I_C = 50\text{ mA}$; $U_{CE} = 10\text{ V}$; $f = 100\text{ MHz}$)	f_T	> 50	> 50	> 50	MHz
--	-------	------	------	------	-----

BD 135
BD 137
BD 139


Temperaturabhängigkeit der zulässigen Gesamtverlustleistung
 $P_{tot} = f(T); R_{th} = \text{Parameter}$
BD 135, BD 137, BD 139




Zulässige Impulsbelastbarkeit
 $r_{th(j-c)} = f(t); v = \text{Parameter}$
BD 135, BD 137, BD 139



Zulässiger Betriebsbereich
 $I_C = f(U_{CE}); T_a = 60 \text{ C}; v = 0$
BD 135, BD 137, BD 139




Kollektorstrom $I_C = f(U_{BE})$
 $U_{CE} = 2 \text{ V}; T_U = \text{Parameter}$
(Emitterschaltung)
BD 135, BD 137, BD 139




BD 135
BD 137
BD 139


Stromverstärkung $B = f(I_C)$
 $U_{CE} = 2\text{ V}; T_U = \text{Parameter}$
BD 135-10, BD 137-10, BD 139-10




Temperaturabhängigkeit des Reststromes $I_{CBO} = f(T_U)$
BD 135, BD 137, BD 139







Sättigungsspannung $U_{CEsat} = f(I_C)$
 $B = 10; T_U = \text{Parameter}$
 (Emitterschaltung)
BD 135, BD 137, BD 139



Sättigungsspannung $U_{BEsat} = f(I_C)$
 $B = 10; T_U = \text{Parameter}$
 (Emitterschaltung)
BD 135, BD 137, BD 139



BD 135
BD 137
BD 139



POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

	54 FAMILY		SERIES 54		SERIES 54H		SERIES 54LS		SERIES 54S		SERIES 54S		UNIT
	74 FAMILY		SERIES 74		SERIES 74H		SERIES 74LS		SERIES 74S		SERIES 74S		
			'09		'H15		'LS09, 'LS15		'S09, 'S15		'S09, 'S15		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply Voltage, V _{CC}	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	V
High-level output voltage, V _{OH}	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	V
Low-level output current, I _{OL}			16			20			4			20	mA
Operating free-air temperature, T _A			-55			125			-55			125	°C
			0			70			0			70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST FIGURE	TEST CONDITIONS†	SERIES 54		SERIES 54H		SERIES 54LS		SERIES 54S		UNIT	
			SERIES 74		SERIES 74H		SERIES 74LS		SERIES 74S			
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IH} High-level input voltage	1, 2		2		2	2		2	2		V	
V _{IL} Low-level input voltage	1, 2		0.8		0.8	0.8		0.8	0.8		V	
V _{IK} Input clamp voltage	3	V _{CC} = MIN, I _I = §	-1.5		-1.5	-1.5		-1.5	-1.5		V	
I _{OH} High-level output current	1	V _{CC} = MIN, V _{IH} = 2 V, V _{OH} = 5.5 V,	250		250	250		100	250		µA	
V _{OL} Low-level output voltage	2	V _{CC} = MIN, V _{IH} = 2 V	0.2	0.4	0.15	0.3	0.25	0.4	0.5		V	
I _I Input current at maximum input voltage	4	I _{OL} = 4 mA	1		1	0.1		0.1	1		mA	
I _{IH} High-level input current	4	V _{CC} = MAX	40		40	50		20	50		µA	
I _{IL} Low-level input current	5	V _{CC} = MAX	-1.5		-1.5	-2		-0.4	-2		mA	
I _{CC} Supply current	7	V _{CC} = MAX	See table on next page									mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ I_I = -12 mA for SN54/SN74, -8 mA for SN54H/SN74H, and -18 mA for SN54LS/SN74LS.

POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS



Resistor values shown are nominal and in ohms.

TYPE	ICCH (mA)		ICCL (mA)		ICC (mA)
	Total with outputs high		Total with outputs low		
	TYP	MAX	TYP	MAX	Average per gate (50% duty cycle)
'09	11	21	20	33	3.88
'115	15	25	30	48	7.5
'LS09	2.4	4.8	4.4	8.8	0.85
'LS15	1.8	3.6	3.3	6.6	0.85
'S09	18	32	32	57	6.25
'S15	10.5	19.5	24	42	5.75

Maximum values of ICC are over the recommended operating ranges of VCC and TA. Typical values are at VCC = 5 V, TA = 25°C.

switching characteristics at VCC = 5 V, TA = 25°C

TYPE	TEST CONDITIONS#	tPLH (ns)		tPHL (ns)		
		MIN	TYP	MAX	MIN	TYP
'09	CL = 15 pF, RL = 400 Ω		21	32	16	24
'115	CL = 25 pF, RL = 280 Ω		12	18	9	13
'LS09, 'LS15	CL = 15 pF, RL = 2 kΩ		20	35	17	35
'S09	CL = 15 pF, RL = 280 Ω		6.5	10	6.5	10
'S09	CL = 50 pF, RL = 280 Ω		9		9	
'S15	CL = 15 pF, RL = 280 Ω		5.5	8.5	6	9
'S15	CL = 50 pF, RL = 280 Ω		8.5		8	

#Load circuit and voltage waveforms are shown on pages 3-10 and 3-11.

SERIES 54S/74S FLIP-FLOPS

recommended operating conditions

	SERIES 54S/74S		'S74		'S112		'S113		'S114		UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN		NOM
Supply voltage, V _{CC}	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5
High-level output current, I _{OH}	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25
Low-level output current, I _{OL}				-1			-1			-1		-1
				20			20			20		20
				6			6			6		6
Pulse width, t _w				7.3			6.5			6.5		6.5
				7			8			8		8
Input setup time, t _{su}				31			31			31		31
				31			31			31		31
Input hold time, t _h				21			01			01		01
				-55			125			-55		125
Operating free-air temperature, T _A				0			70			0		70

† The arrow indicates the edge of the clock pulse used for reference: † for the rising edge, ‡ for the falling edge.


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†		'S74		'S112		'S113		'S114		UNIT	
	MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN		TYP‡
V _{IH} High-level input voltage			2		2		2		2			2
V _{IL} Low-level input voltage			0.8		0.8		0.8		0.8			0.8
V _{IK} Input clamp voltage			-1.2		-1.2		-1.2		-1.2			-1.2
V _{OH} High-level output voltage			2.5	3.4	2.5	3.4	2.5	3.4	2.5	3.4		2.5
			2.7	3.4	2.7	3.4	2.7	3.4	2.7	3.4		2.7
V _{OL} Low-level output voltage			0.5		0.5		0.5		0.5			0.5
I _I Input current at maximum input voltage			1		1		1		1			1
			50		50		50		50			50
			150		100		100		200			200
I _{IH} High-level input current			100		100		100		100			100
			100		100		100		100			100
			100		100		100		100			100
			-2		-1.6		-1.6		-1.6			-1.6
			-8		-7		-7		-14			-14
I _{IL} Low-level input current			-4		-4		-7		-7			-7
			-4		-4		-4		-4			-4
I _{OS} Short-circuit output current*			-40		-100		-40		-100			-40
I _{CC} Supply current (average per flip-flop)			15	25	15	25	15	25	15	25		15
			15	25	15	25	15	25	15	25		15
			-100		-40		-100		-40			-100
			-100		-40		-100		-40			-100

* For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SERIES 54S/74S FLIP-FLOPS

Schematics of inputs and outputs




PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		'S74		'S112, 'S113, 'S114		UNIT
			MIN	MAX	MIN	TYP	MAX		
t_{max}			75	110	4	6	80	125	MHz
t_{PLH}	Preset or clear	Q or \bar{Q}			4	6	4	7	ns
t_{PHL}	Preset or clear (clock high)	\bar{Q} or Q			9	13.5	5	7	ns
t_{PLH}	Preset or clear (clock low)	Q or \bar{Q}			5	8	5	7	ns
t_{PHL}	Clock	Q or \bar{Q}			6	9	4	7	ns
t_{PHL}					6	9	5	7	ns

* t_{max} = maximum clock frequency
 t_{PLH} = propagation delay time, low-to-high-level output
 t_{PHL} = propagation delay time, high-to-low-level output
 NOTE 2: Load circuit and voltage waveforms are shown on page 3-10.

switching characteristics, $V_{CC} = 5V$, $T_A = 25^\circ C$

functional block diagrams



'S74-DUAL D WITH CLEAR AND PRESET
 'S112-DUAL J-K WITH CLEAR AND PRESET
 'S113-DUAL J-K WITH PRESET
 'S114-DUAL J-K WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

TYPES SN54390, SN54LS390, SN54393, SN54LS393, SN74390, SN74LS390, SN74393, SN74LS393 DUAL 4-BIT DECADE AND BINARY COUNTERS


BULLETIN NO. DL-S 7612099, OCTOBER 1976

- Versions of the Popular '90A, 'LS90 and '93A, 'LS93
- 'LS390. . . Individual Clocks for A and B Inputs Provide Dual ÷2 and ÷5 Counters
- 'LS393. . . Dual 4-Bit Binary Counter with Individual Clocks
- Have Direct Clear for Each Counter
- 4-Bit Versions Can Significantly Improve Pin Densities by Reducing Counter Package Size by 50%
- High Maximum Count Frequency . . . 35 MHz
- Buffered Outputs Reduce Possibility of Collector Emission


Each of these monolithic circuits contains eight J-K flip-flops and additional gating to implement two individual four-bit counters in a single package. The '390 and 'LS390 incorporate dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any integer and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The '393 and 'LS393 each comprise two independent four-bit binary counters each having a clock input. N-bit binary counters can be implemented with each package providing the flexibility of divide-by-256. The '390, 'LS390, '393, and 'LS393 have parallel outputs from each counter so that any submultiple of the input count frequency is available for system-timing signals.

The '54 and Series 54LS circuits are characterized for operation over the full military temperature range from -55°C to 125°C; Series 74 and Series 74LS circuits are characterized for operation from 0°C to 70°C.

SN54390, SN54LS390 . . . J OR W PACKAGE
SN74390, SN74LS390 . . . J OR N PACKAGE
(TOP VIEW)



SN54393, SN54LS393 . . . J OR W PACKAGE
SN74393, SN74LS393 . . . J OR N PACKAGE
(TOP VIEW)



**TYPES SN54390, SN54LS390, SN54393, SN54LS393,
SN74390, SN74LS390, SN74393, SN74LS393
DUAL 4-BIT DECADE AND BINARY COUNTERS**

'390, 'LS390
BCD COUNT SEQUENCE
(EACH COUNTER)
(See Note A)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

FUNCTION TABLES
'390, 'LS390
BI-QUINARY (5-2)
(EACH COUNTER)
(See Note B)



COUNT	OUTPUT			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

'393, 'LS393
COUNT SEQUENCE
(EACH COUNTER)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H



NOTES: A. Output Q_A is connected to Input B for BCD count.
B. Output Q_D is connected to input A for bi-quinary count.
C. H = high level, L = low level.

functional block diagrams



**TYPES SN54390, SN54LS390, SN54393, SN54LS393,
SN74390, SN74LS390, SN74393, SN74LS393
DUAL 4-BIT DECADE AND BINARY COUNTERS**

of inputs and outputs



TYPES SN54390, SN54393, SN74390, SN74393 DUAL 4-BIT DECADE AND BINARY COUNTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54390, SN54393	-55°C to 125°C
SN74390, SN74393	0°C to 70°C
Storage temperature range	-55°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54390 SN54393			SN74390 SN74393			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, I_{OH}	-800			-800			μ A	
Low-level output current, I_{OL}	16			16			mA	
Count frequency, f_{count}	A input	0	25	0	25		MHz	
	B input	0	20	0	20			
Pulse width, t_w	A input high or low	20		20			ns	
	B input high or low	25		25				
	Clear high	20		20				
Clear inactive-state setup time, t_{SU}	25†			25†			ns	
Operating free-air temperature, T_A	-55			125			0	70

† The arrow indicates that the falling edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'390			'393			UNIT
		MIN	TYP‡	MAX	MIN	TYP	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage		0.8			0.8			V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -12 \text{ mA}$	-1.5			-1.5			V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 16 \text{ mA}^\ddagger$	0.2	0.4		0.2	0.4		V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$	1			1			mA
I_{IH} High-level input current	Clear	40			40			μ A
	Input A	80			80			
	Input B	120			120			
I_{IL} Low-level input current	Clear	-1			-1			mA
	Input A	-3.2			-3.2			
	Input B	-4.8			-4.8			
I_{OS} Short-circuit output current [§]	$V_{CC} = \text{MAX}$	SN54*	-20	-57	-20	-57	mA	
		SN74*	-18	-57	-18	-57		
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 2	42	69		38	64	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

§ The O_A outputs of the '390 are tested at $I_{OL} = 16 \text{ mA}$ plus the limit value for I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

§ Not more than one output should be shorted at a time.

NOTE 2: I_{CC} is measured with all outputs open, both clear inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.


TYPES SN54390, SN54393, SN74390, SN74393 DUAL 4-BIT DECADE AND BINARY COUNTERS

characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'390			'393			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f_{max}	A	Q_A	$C_L = 15\text{ pF}$, $R_L = 400\ \Omega$, See Note 3 and Figure 1	25	35		25	35		MHz
	B	Q_B		20	30					
t_{PLH}	A	Q_A		12	20		12	20		ns
t_{PHL}	A	Q_A		13	20		13	20		
t_{PLH}	A	Q_C of '390		37	60		40	60		ns
t_{PHL}	A	Q_D of '393		39	60		40	60		
t_{PLH}	B	Q_B		13	21					ns
t_{PHL}	B	Q_B		14	21					
t_{PLH}	B	Q_C		24	39					ns
t_{PHL}	B	Q_C		26	39					
t_{PLH}	B	Q_D		13	21					ns
t_{PHL}	B	Q_D		14	21					
t_{PHL}	Clear	Any		24	39		24	39		ns

*Minimum count frequency
 †Propagation delay time, low-to-high-level output
 ‡Propagation delay time, high-to-low level output
 §Test circuit is shown on page 3-10.

PARAMETER MEASUREMENT INFORMATION



Output pulses are supplied by a generator having the following characteristics $t_r < 5\text{ ns}$, $t_f < 5\text{ ns}$, $PRR = 1\text{ MHz}$, duty cycle = 50%, $R_{out} \approx 50\ \Omega$.

FIGURE 1

TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

BULLETIN NO. DL-S 7611811, MARCH 1974—REVISED OCTOBER 1974


- | | | |
|--|--|---|
| <p>'46A, '47A, 'L46, 'L47, 'LS47
feature</p> <ul style="list-style-type: none"> • Open-Collector Outputs Drive Indicators Directly • Lamp-Test Provision • Leading/Trailing Zero Suppression | <p>'48, 'LS48
feature</p> <ul style="list-style-type: none"> • Internal Pull-Ups Eliminate Need for External Resistors • Lamp-Test Provision • Leading/Trailing Zero Suppression | <p>'49, 'LS49
feature</p> <ul style="list-style-type: none"> • Open-Collector Outputs • Blanking Input |
|--|--|---|
- All Circuit Types Feature Lamp Intensity Modulation Capability

TYPE	DRIVER OUTPUTS				TYPICAL POWER DISSIPATION	PACKAGES
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE		
SN5446A	low	open-collector	40 mA	30 V	320 mW	J, W
SN5447A	low	open-collector	40 mA	15 V	320 mW	J, W
SN5448	high	2-k Ω pull-up	6.4 mA	5.5 V	265 mW	J, W
SN5449	high	open-collector	10 mA	5.5 V	165 mW	W
SN54L46	low	open-collector	20 mA	30 V	160 mW	J
SN54L47	low	open-collector	20 mA	15 V	160 mW	J
SN54LS47	low	open-collector	12 mA	15 V	35 mW	J, W
SN54LS48	high	2-k Ω pull-up	2 mA	5.5 V	125 mW	J, W
SN54LS49	high	open-collector	4 mA	5.5 V	40 mW	J, W
SN7446A	low	open-collector	40 mA	30 V	320 mW	J, N
SN7447A	low	open-collector	40 mA	15 V	320 mW	J, N
SN7448	high	2-k Ω pull-up	6.4 mA	5.5 V	265 mW	J, N
SN74L46	low	open-collector	20 mA	30 V	160 mW	J, N
SN74L47	low	open-collector	20 mA	15 V	160 mW	J, N
SN74LS47	low	open-collector	24 mA	15 V	35 mW	J, N
SN74LS48	high	2-k Ω pull-up	6 mA	5.5 V	125 mW	J, N
SN74LS49	high	open-collector	8 mA	5.5 V	40 mW	J, N

'46A, '47A, 'L46, 'L47, 'LS47
(TOP VIEW)

'48, 'LS48
(TOP VIEW)

'49, 'LS49
(TOP VIEW)




TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49, SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

DESCRIPTION


The '46A, 'L46, '47A, 'L47, and 'LS47 feature active-low outputs designed for driving common-anode VLEDs or incandescent indicators directly, and the '48, '49, 'LS48, 'LS49 feature active-high outputs for driving lamp buffers or common-cathode VLEDs. All of the circuits except '49 and 'LS49 have full ripple-blanking input/output controls and a lamp test input. The '49 and 'LS49 circuits incorporate a direct blanking input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

The '46A, '47A, '48, 'L46, 'L47, 'LS47, and 'LS48 circuits incorporate automatic leading and/or trailing-edge ripple-blanking control (RBI and RBO). Lamp test (LT) of these types may be performed at any time when the BI/RBO is at a high level. All types (including the '49 and 'LS49) contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs.

The SN54246/SN74246 through '249 and the SN54LS247/SN74LS247 through 'LS249 compose the \bar{B} and \bar{A} with tails and have been designed to offer the designer a choice between two indicator fonts. The SN54249/SN74249 and SN54LS249/SN74LS249 are 16-pin versions of the 14-pin SN5449 and 'LS49. Included in the '49 circuit and 'LS249 circuits are the full functional capability for lamp test and ripple blanking, which is available in the '49 or 'LS49 circuit.



SEGMENT IDENTIFICATION



NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS

'46A, '47A, 'L46, 'L47, 'LS47 FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS					BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B		A	a	b	c	d	e	f	
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON
6	H	X	L	H	H	L	H	OFF	OFF	ON	ON	ON	ON	ON
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	OFF	ON	ON
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON

† H = high level, L = low level, X = irrelevant

- The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
- When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.
- When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
- When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

†† Write-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

**TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49,
SN7446A, '47A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

**'48, 'LS48
FUNCTION TABLE**

DECIMAL OR FUNCTION	INPUTS					BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B		A	a	b	c	d	e	f	
0	H	H	L	L	L	L	H	H	H	H	H	H	L	
1	H	X	L	L	L	H	H	L	H	H	L	L	L	
2	H	X	L	L	H	L	H	H	H	L	H	H	L	
3	H	X	L	L	H	H	H	H	H	H	L	L	H	
4	H	X	L	H	L	L	H	L	H	H	L	L	H	
5	H	X	L	H	L	H	H	H	L	H	H	L	H	
6	H	X	L	H	H	L	H	L	L	H	H	H	H	
7	H	X	L	H	H	H	H	H	H	H	L	L	L	
8	H	X	H	L	L	L	H	H	H	H	H	H	H	
9	H	X	H	L	L	H	H	H	H	L	L	H	H	
10	H	X	H	L	H	L	H	L	L	L	H	H	L	
11	H	X	H	L	H	H	H	L	L	H	H	L	H	
12	H	X	H	H	L	L	H	L	H	L	L	L	H	
13	H	X	H	H	L	H	H	H	L	L	H	L	H	
14	H	X	H	H	H	L	H	L	L	L	H	H	H	
15	H	X	H	H	H	H	H	L	L	L	L	L	L	
BI	X	X	X	X	X	X	L	L	L	L	L	L	L	
RBI	H	L	L	L	L	L	L	L	L	L	L	L	L	
LT	L	X	X	X	X	X	H	H	H	H	H	H	H	

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high, if blanking of a decimal zero is not desired.
2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the other input.
3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp-test input high, all segments go low and the ripple-blanking output (RBO) goes to a low level (response condition).
4. When the blanking input/ripple-blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, segment outputs are high.

†BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

**'49, 'LS49
FUNCTION TABLE**


DECIMAL OR FUNCTION	INPUTS					BI	OUTPUTS							NOTE
	D	C	B	A	a		b	c	d	e	f	g		
0	L	L	L	L	L	H	H	H	H	H	H	L		
1	L	L	L	H	L	H	L	H	H	L	L	L		
2	L	L	H	L	L	H	H	H	L	H	H	L		
3	L	L	H	H	L	H	H	H	H	L	L	H		
4	L	H	L	L	L	H	L	H	H	L	L	H		
5	L	H	L	H	L	H	H	L	H	H	L	H		
6	L	H	H	L	L	H	L	L	H	H	H	H		
7	L	H	H	H	L	H	H	H	H	L	L	L		
8	H	L	L	L	L	H	H	H	H	H	H	H		
9	H	L	L	H	L	H	H	H	L	L	H	H		
10	H	L	H	L	L	H	L	L	L	H	H	L		
11	H	L	H	H	L	H	L	L	H	H	L	H		
12	H	H	L	L	L	H	L	H	L	L	L	H		
13	H	H	L	H	L	H	H	L	L	H	L	H		
14	H	H	H	L	L	H	L	L	L	H	H	H		
15	H	H	H	H	L	H	L	L	L	L	L	L		
BI	X	X	X	X	X	L	L	L	L	L	L	L		

H = high level, L = low level, X = irrelevant

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired.
2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the other input.


TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49, SN7446A, '74A, '48, SN74L46, 'L47, SN74LS47, 'LS48, 'LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

Internal block diagrams



**TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47,
SN7446A, '47A, '48, SN74L46, 'L47
BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS**

schematics of inputs and outputs



TYPES SN5446A, SN5447A, SN7446A, SN7447A BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	
Input voltage	
Current forced into any output in the off state	
Operating free-air temperature range: SN5446A, SN5447A	-55°C
SN7446A, SN7447A	0°C
Storage temperature range	-65°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN5446A			SN5447A			SN7446A			SN7447A		
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX
Supply voltage, V_{CC}	4.5	5	5.5	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25
Off-state output voltage, $V_{O(off)}$	a thru g			15			30			1		
On-state output current, $I_{O(on)}$	a thru g			40			40			4		
High-level output current, I_{OH}	BI/RBO			-200			-200			-200		
Low-level output current, I_{OL}	BI/RBO			8			8			8		
Operating free-air temperature, T_A	-55			125			-55			125		
	0			70			0			70		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX
V_{IH}	High-level input voltage		2		
V_{IL}	Low-level input voltage				0.1
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -12 \text{ mA}$			-1.5
V_{OH}	High-level output voltage	BI/RBO $V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -200 \mu\text{A}$	2.4	3.7	
V_{OL}	Low-level output voltage	BI/RBO $V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 8 \text{ mA}$	0.27	0.4	
$I_{O(off)}$	Off-state output current	a thru g $V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $V_{O(off)} = \text{MAX}$			25
$V_{O(on)}$	On-state output voltage	a thru g $V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{O(on)} = 40 \text{ mA}$	0.3	0.4	
I_I	Input current at maximum input voltage	Any input except BI/RBO $V_{CC} = \text{MAX}$, $V_I = 5.5 \text{ V}$			
I_{IH}	High-level input current	Any input except BI/RBO $V_{CC} = \text{MAX}$, $V_I = 2.4 \text{ V}$			
I_{IL}	Low-level input current	Any input except BI/RBO BI/RBO $V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-1.5
I_{OS}	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$			
I_{CC}	Supply current	$V_{CC} = \text{MAX}$, See Note 2			
		SN54*	64	8	
		SN74*	64	100	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

NOTE 2: I_{CC} is measured with all outputs open and all inputs at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX
t_{off}	Turn-off time from A input	$C_L = 15 \text{ pF}$, $R_L = 120 \Omega$, See Note 3			100
t_{on}	Turn-on time from A input				100
t_{off}	Turn-off time from RBI input				100
t_{on}	Turn-on time from RBI input				100

NOTE 3: Load circuit and voltage waveforms are shown on page 3-10; t_{off} corresponds to tp_{LH} and t_{on} corresponds to tp_{HL} .

DATA SHEET

74F30
8-input NAND gate

Product specification

1989 Mar 03

IC15 Data Handbook




8-input NAND gate

74F30

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F30	3.2ns	1.7mA

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$	PKG DWG #
14-pin plastic DIP	N74F30N	SOT27-1
14-pin plastic SO	N74F30D	SOT108-1

INPUT AND OUTPUT LOADING AND FAN OUT TABLE

PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
Dn	Data inputs	1.0/1.0	20 μ A/0.6mA
\bar{Q}	Data output	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20 μ A in the High state and 0.6mA in the Low state.

LOGIC DIAGRAM




FUNCTION TABLE


INPUTS								OUTPUT
Dna	Dnb	Dnc	Dnd	Dne	Dnf	Dng	Dnh	$\bar{Q}n$
L	X	X	X	X	X	X	X	H
X	L	X	X	X	X	X	X	H
X	X	L	X	X	X	X	X	H
X	X	X	L	X	X	X	X	H
X	X	X	X	L	X	X	X	H
X	X	X	X	X	L	X	X	H
X	X	X	X	X	X	L	X	H
X	X	X	X	X	X	X	L	H
H	H	H	H	H	H	H	H	L

- NOTES:
- H = High voltage level
 - L = Low voltage level
 - X = Don't care

LOGIC SYMBOL



IEC/IEEE SYMBOL



8-input NAND gate

74F30

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _{amb}	Operating free-air temperature range	0		+70	°C

8-input NAND gate

74F30

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT	
			MIN	TYP ²	MAX		
V _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.5		V	
		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		
V _{OL}	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.30	V	
		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.30		
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}		-0.73	-1.2	V	
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V			100	μA	
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V			20	μA	
I _{IL}	Low-level input current	V _{CC} = MAX, V _I = 0.5V			-0.6	mA	
I _{OS}	Short-circuit output current ³	V _{CC} = MAX		-60	-150	mA	
I _{CC}	Supply current (total)	V _{CC} = MAX	V _{IN} = GND		0.6	1.5	mA
			V _{IN} = 4.5V		2.8	4.0	


NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			V _{CC} = +5.0V T _{amb} = +25°C C _L = 50pF, R _L = 500Ω			V _{CC} = +5.0V ± 10% T _{amb} = 0°C to +70°C C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
t _{PLH} t _{PHL}	Propagation delay D _a , D _b , D _c , D _d , D _e , D _f , D _g , D _h to \bar{Q}	Waveform 1	1.5 1.0	3.5 3.0	5.0 4.5	1.5 1.0	5.5 5.0	ns

AC WAVEFORMS



Waveform 1. Propagation Delay for Inverting Outputs



NOTE:

For all waveforms, V_M = 1.5V.

8-input NAND gate

74F30

TEST CIRCUIT AND WAVEFORMS



DEFINITIONS:

- R_L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

Input Pulse Definition

family	INPUT PULSE REQUIREMENTS					
	amplitude	V_M	rep. rate	t_w	t_{TLH}	t_{THL}
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns


SF00006

8-input NAND gate

74F30

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.



OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11

8-input NAND gate

74F30

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT108-1	076E06S	MS-012AB			95-01-23 97-05-22

8-input NAND gate

74F30

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Date of release: 10-98

Document order number:

9397-750-05061

Let's make things better.

Philips
Semiconductors



PHILIPS

DATA SHEET

74ABT00

Quad 2-input NAND gate

Product specification

1995 Sep 18

IC23 Data Handbook




Quad 2-input NAND gate

74ABT00


JICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C};$ $GND = 0V$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An or Bn to Yn	$C_L = 50\text{pF};$ $V_{CC} = 5V$	2.5 2.0	ns
t_{OSLH} t_{OSHL}	Output to Output skew		0.4	ns
C_{IN}	Input capacitance	$V_I = 0V$ or V_{CC}	3	pF
I_{CC}	Total supply current	Outputs disabled; $V_{CC} = 5.5V$	50	μA

LOGIC DIAGRAM




PACKAGING CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1, 2, 4, 5, 9, 10, 12, 13	An-Bn	Data inputs
3, 6, 8, 11	\bar{Y}_n	Data outputs
7	GND	Ground (0V)
14	V_{CC}	Positive supply voltage

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

NOTES:
H = High voltage level
L = Low voltage level

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
4-Pin Plastic DIP	-40°C to +85°C	74ABT00 N	74ABT00 N	SOT27-1
4-Pin plastic SO	-40°C to +85°C	74ABT00 D	74ABT00 D	SOT108-1
4-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT00 DB	74ABT00 DB	SOT337-1
4-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT00 PW	74ABT00PW DH	SOT402-1

Quad 2-input NAND gate

74ABT00

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	40	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-15	mA
I _{OL}	Low-level output current		20	mA
Δt/Δv	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _{amb} = +25°C			T _{amb} = -40°C to +85°C		
			MIN	TYP	MAX	MIN	MAX	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2		-1.2	V
V _{OH}	High-level output voltage	V _{CC} = 4.5V; I _{OH} = -15mA; V _I = V _{IL} or V _{IH}	2.5	2.9		2.5		V
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 20mA; V _I = V _{IL} or V _{IH}		0.35	0.5		0.5	V
I _I	Input leakage current	V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	μA
I _{OFF}	Power-off leakage current	V _{CC} = 0.0V; V _O or V _I ≤ 4.5V		±5.0	±100		±100	μA
I _{CEX}	Output High leakage current	V _{CC} = 5.5V; V _O = 5.5V; V _I = GND or V _{CC}		5.0	50		50	μA
I _O	Output current ¹	V _{CC} = 5.5V; V _O = 2.5V	-50	-75	-180	-50	-180	mA
I _{CC}	Quiescent supply current	V _{CC} = 5.5V; V _I = GND or V _{CC}		2	50		50	μA
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 5.5V; One data input at 3.4V, other inputs at V _{CC} or GND		0.25	500		500	μA

NOTES:

Not more than one output should be tested at a time, and the duration of the test should not exceed one second. This is the increase in supply current for each input at 3.4V.

Quad 2-input NAND gate

74ABT00

CHARACTERISTICS

$I_D = 0V$; $t_R = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$


SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$			$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ $V_{CC} = +5.0V \pm 0.5V$		
			MIN	TYP	MAX	MIN	MAX	
t_{PLH} t_{PHL}	Propagation delay An or Bn to \bar{Y}_n	1	1.0	2.5	3.6	1.0	4.1	ns
t_{OSHL} t_{OSLH}	Output to Output skew An or Bn to \bar{Y}_n	2		0.4	0.5		0.5	ns

NOTE:


Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

WAVEFORMS

$V_I = 1.5V$, $V_{IN} = GND$ to $3.0V$




Waveform 1. Propagation delay for inverting outputs




Waveform 2. Common edge skew

TEST CIRCUIT AND WAVEFORMS



Test Circuit for Outputs



$V_M = 1.5V$

Input Pulse Definition

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_w	t_R	t_F
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns


SH00067

Quad 2-input NAND gate

74ABT00

P14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11

DATA SHEET

74F273A Octal D flip-flop

Product specification

1996 Mar 12

IC15 Data Handbook

Philips
Semiconductors



PHILIPS

Octal D-type flip-flop

74ABT273A

FEATURES

- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- Power-up reset
- See 74ABT377 for clock enable version
- See 74ABT373 for transparent latch version
- See 74ABT374 for 3-State version
- ESD protection exceeds 2000 V per Mil Std 883 Method 3015 and 200 V per machine model.

DESCRIPTION

The 74ABT273A has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced Low independent of Clock or Data inputs by a Low voltage level on the MR input. The device is useful for applications where the true output only is required and the CP and MR are common elements.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}; \text{GND} = 0\text{V}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay CP to Qn	$C_L = 50\text{pF}; V_{CC} = 5\text{V}$	3.0 3.4	ns
C_{IN}	Input capacitance	$V_I = 0\text{V or } V_{CC}$	3.5	pF
I_{CCH}	Total supply current	Outputs High; $V_{CC} = 5.5\text{V}$	150	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
0-Pin Plastic DIP	-40°C to +85°C	74ABT273A N	74ABT273A N	SOT146-1
0-Pin plastic SO	-40°C to +85°C	74ABT273A D	74ABT273A D	SOT163-1
0-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT273A DB	74ABT273A DB	SOT339-1
0-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT273A PW	74ABT273APW DH	SOT360-1

WIRING CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
11	CP	Clock pulse input (active rising edge)
3, 4, 7, 8, 13, 14, 17, 18	D0 - D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0 - Q7	Data outputs
1	MR	Master Reset input (active-Low)
10	GND	Ground (0V)
20	V _{CC}	Positive supply voltage


Octal D-type flip-flop

74ABT273A


LOGIC SYMBOL (IEEE/IEC)



LOGIC SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS	OPERATING MODE
MR	CP	Dn	Q0 - Q7	
L	X	X	L	Reset (clear)
H	↑	h	H	Load "1"
H	↑	l	L	Load "0"

- = High voltage level
- = High voltage level one set-up time prior to the Low-to-High clock transition
- = Low voltage level
- = Low voltage level one set-up time prior to the Low-to-High clock transition
- = Don't care
- = Low-to-High clock transition

Octal D-type flip-flop

74ABT273A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
ΔV/ΔV	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Octal D-type flip-flop

74ABT273A

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _{amb} = +25°C			T _{amb} = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2		-1.2	V
V _{OH}	High-level output voltage	V _{CC} = 4.5V; I _{OH} = -3mA; V _I = V _{IL} or V _{IH}	2.5	2.9		2.5		V
		V _{CC} = 5.0V; I _{OH} = -3mA; V _I = V _{IL} or V _{IH}	3.0	3.4		3.0		V
		V _{CC} = 4.5V; I _{OH} = -32mA; V _I = V _{IL} or V _{IH}	2.0	2.4		2.0		V
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 64mA; V _I = V _{IL} or V _{IH}		0.42	0.55		0.55	V
V _{RST}	Power-up output low voltage ³	V _{CC} = 5.5V; I _O = 1mA; V _I = GND or V _{CC}		0.13	0.55		0.55	V
I _I	Input leakage current	V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	µA
I _{OFF}	Power-off leakage current	V _{CC} = 0.0V; V _O or V _I ≤ 4.5V		±5.0	±100		±100	µA
I _{CEX}	Output High leakage current	V _{CC} = 5.5V; V _O = 5.5V; V _I = GND or V _{CC}		5.0	50		50	µA
I _O	Output current ¹	V _{CC} = 5.5V; V _O = 2.5V	-50	-70	-180	-50	-180	mA
I _{CCH}	Quiescent supply current	V _{CC} = 5.5V; Outputs High, V _I = GND or V _{CC}		150	250		250	µA
I _{CCL}		V _{CC} = 5.5V; Outputs Low, V _I = GND or V _{CC}		24	30		30	mA
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 5.5V; One data input at 3.4V, other inputs at V _{CC} or GND		0.5	1.5		1.5	mA

NOTES:

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

C CHARACTERISTICS

V_D = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500Ω

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -40°C to +85°C V _{CC} = +5.0V ±0.5V		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum clock frequency	1	250	350		250		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	1	1.5	3.0	4.0	1.5	4.8	ns
			2.0	3.4	4.6	2.0	4.8	
t _{PHL}	Propagation delay MR to Qn	2	2.5	4.5	6.0	2.5	6.6	ns

Octal D-type flip-flop

74ABT273A

SETUP REQUIREMENTS


$I_D = 0V$; $t_R = t_F = 2.5ns$; $C_L = 50pF$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ $V_{CC} = +5.0V \pm 0.5V$	
			Min	Typ	Min	
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low Dn to CP	3	1.5 1.5	0.6 0.4	1.5 1.5	
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low Dn to CP	3	0.7 0.7	-0.5 -0.5	0.7 0.7	ns
$t_{w(H)}$ $t_{w(L)}$	Clock pulse width High or Low	1	1.5 2.0	0.8 1.0	1.5 2.0	ns
$t_w(L)$	Master Reset pulse width, Low	2	1.5	0.8	1.5	ns
t_{REC}	Recovery time MR to CP	2	1.5	0.5	1.5	ns


WAVEFORMS

$V_I = 1.5V$, $V_{IN} = GND$ to $3.0V$


Shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 3. Data Setup and Hold Times




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time


Octal D-type flip-flop

74ABT273A

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs



$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
All	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns

SA00057

Timer

NE/SA/SE555/SE555C

DESCRIPTION

The 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.

FEATURES

- Turn-off time less than 2µs
- Max. operating frequency greater than 500kHz
- Timing from microseconds to hours
- Operates in both astable and monostable modes
- High output current
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C


APPLICATIONS

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
8-Pin Plastic Small Outline (SO) Package	0 to +70°C	NE555D	0174C
8-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE555N	0404B
8-Pin Plastic Dual In-Line Package (DIP)	-40°C to +85°C	SA555N	0404B
8-Pin Plastic Small Outline (SO) Package	-40°C to +85°C	SA555D	0174C
8-Pin Hermetic Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555CFE	
8-Pin Plastic Dual In-Line Package (DIP)	-55°C to +125°C	SE555CN	0404B
14-Pin Plastic Dual In-Line Package (DIP)	-55°C to +125°C	SE555N	0405B
8-Pin Hermetic Cerdip	-55°C to +125°C	SE555FE	
14-Pin Ceramic Dual In-Line Package (CERDIP)	0 to +70°C	NE555F	0581B
14-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555F	0581B
14-Pin Ceramic Dual In-Line Package (CERDIP)	-55°C to +125°C	SE555CF	0581B


PIN CONFIGURATIONS




Timer

NE/SA/SE555/SE555C

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



NOTE: Pin numbers are for 8-Pin package

Timer

NE/SA/SE555/SE555C

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage		
	SE555	+18	V
	NE555, SE555C, SA555	+16	V
P _D	Maximum allowable power dissipation ¹	600	mW
T _A	Operating ambient temperature range		
	NE555	0 to +70	°C
	SA555	-40 to +85	°C
	SE555, SE555C	-55 to +125	°C
T _{STG}	Storage temperature range	-65 to +150	°C
T _{SOLD}	Lead soldering temperature (10sec max)	+300	°C

NOTES:

- The junction temperature must be kept below 125°C for the D package and below 150°C for the FE, N and F packages. At ambient temperatures above 25°C, where this limit would be derated by the following factors:
D package 160°C/W
FE package 150°C/W
N package 100°C/W
F package 105°C/W

Timer

NE/SA/SE555/SE555C

DC AND AC ELECTRICAL CHARACTERISTICS

T_A = 25°C, V_{CC} = +5V to +15 unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE555			NE555/SE555C			UNIT
			Min	Typ	Max	Min	Typ	Max	
V _{CC}	Supply voltage		4.5		18	4.5		16	V
I _{CC}	Supply current (low state) ¹	V _{CC} =5V, R _L =∞ V _{CC} =15V, R _L =∞		3 10	5 12		3 10	6 15	mA mA
t _M Δt _M /ΔT Δt _M /ΔV _S	Timing error (monostable) Initial accuracy ² Drift with temperature Drift with supply voltage	R _A =2kΩ to 100kΩ C=0.1μF		0.5 30 0.05	2.0 100 0.2		1.0 50 0.1	3.0 150 0.5	% ppm/°C %/V
t _A Δt _A /ΔT Δt _A /ΔV _S	Timing error (astable) Initial accuracy ² Drift with temperature Drift with supply voltage	R _A , R _B =1kΩ to 100kΩ C=0.1μF V _{CC} =15V		4 0.15	6 500 0.6		5 0.3	13 500 1	% ppm/°C %/V
V _C	Control voltage level	V _{CC} =15V V _{CC} =5V	9.6 2.9	10.0 3.33	10.4 3.8	9.0 2.6	10.0 3.33	11.0 4.0	V V
V _{TH}	Threshold voltage	V _{CC} =15V V _{CC} =5V	9.4 2.7	10.0 3.33	10.6 4.0	8.8 2.4	10.0 3.33	11.2 4.2	V V
I _{TH}	Threshold current ³			0.1	0.25		0.1	0.25	μA
V _{TRIG}	Trigger voltage	V _{CC} =15V V _{CC} =5V	4.8 1.45	5.0 1.67	5.2 1.9	4.5 1.1	5.0 1.67	5.6 2.2	V V
I _{TRIG}	Trigger current	V _{TRIG} =0V		0.5	0.9		0.5	2.0	μA
V _{RESET}	Reset voltage ⁴	V _{CC} =15V, V _{TH} =10.5V	0.3		1.0	0.3		1.0	V
I _{RESET}	Reset current	V _{RESET} =0.4V		0.1	0.4		0.1	0.4	mA
	Reset current	V _{RESET} =0V		0.4	1.0		0.4	1.5	mA
V _{OL}	Output voltage (low)	V _{CC} =15V I _{SINK} =10mA I _{SINK} =50mA I _{SINK} =100mA I _{SINK} =200mA V _{CC} =5V I _{SINK} =8mA I _{SINK} =5mA		0.1 0.4 2.0 2.5 0.1 0.05	0.15 0.5 2.2 2.5 0.25 0.2		0.1 0.4 2.0 2.5 0.3 0.25	0.25 0.75 2.5 2.5 0.4 0.35	V V V V V V
V _{OH}	Output voltage (high)	V _{CC} =15V I _{SOURCE} =200mA I _{SOURCE} =100mA V _{CC} =5V I _{SOURCE} =100mA	13.0 3.0	12.5 13.3 3.3		12.75 2.75	12.5 13.3 3.3		V V V
t _{OFF}	Turn-off time ⁵	V _{RESET} =V _{CC}		0.5	2.0		0.5	2.0	μs
t _R	Rise time of output			100	200		100	300	ns
t _F	Fall time of output			100	200		100	300	ns
	Discharge leakage current			20	100		20	100	nA


NOTES:

- Supply current when output high typically 1mA less.
- Tested at V_{CC}=5V and V_{CC}=15V.
- This will determine the max value of R_A+R_B, for 15V operation, the max total R=10MΩ, and for 5V operation, the max. total R=3.4MΩ.
- Specified with trigger input high.
- Time measured from a positive going input pulse from 0 to 0.8xV_{CC} into the threshold to the drop from high to low of the output. Trigger is tied to threshold.

Timer

NE/SA/SE555/SE555C


TYPICAL APPLICATIONS



Timer

NE/SA/SE555/SE555C


TYPICAL PERFORMANCE CHARACTERISTICS



Timer

NE/SA/SE555/SE555C

TYPICAL APPLICATIONS



Trigger Pulse Width Requirements and Time

Delays

Due to the nature of the trigger circuitry, the timer will trigger on the negative going edge of the input pulse. For the device to time out properly, it is necessary that the trigger voltage level be returned to some voltage greater than one third of the supply before the time out period. This can be achieved by making either the trigger pulse sufficiently short or by AC coupling into the trigger. By AC coupling the trigger, see Figure 1, a short negative going pulse is achieved when the trigger signal goes to ground. AC coupling is most frequently used in conjunction with a switch or a signal that goes to ground which initiates the timing cycle. Should the trigger be held low, without AC coupling, for a longer duration than the timing cycle the output will remain in a high state for the duration of the low trigger signal, without regard to the threshold comparator state. This is due to the predominance of Q₁₅ on the base of Q₁₆, controlling the state of the bi-stable flip-flop. When the trigger signal then returns to a high level, the output will fall immediately. Thus, the output signal will follow the trigger signal in this case.

Another consideration is the "turn-off time". This is the measurement of the amount of time required after the threshold reaches $2/3 V_{CC}$ to turn the output low. To explain further, Q₁ at the threshold input turns on after reaching $2/3 V_{CC}$, which then turns on Q₅, which turns on Q₆. Current from Q₆ turns on Q₁₆ which turns Q₁₇ off. This allows current from Q₁₉ to turn on Q₂₀ and Q₂₄ to give an output low. These steps cause the 2µs max. delay as stated in the data sheet.

Also, a delay comparable to the turn-off time is the trigger release time. When the trigger is low, Q₁₀ is on and turns on Q₁₁ which turns on Q₁₅. Q₁₅ turns off Q₁₆ and allows Q₁₇ to turn on. This turns off current to Q₂₀ and Q₂₄, which results in output high. When the trigger is released, Q₁₀ and Q₁₁ shut off, Q₁₅ turns off, Q₁₆ turns on and the circuit then follows the same path and time delay explained as "turn off time". This trigger release time is very important in designing the trigger pulse width so as not to interfere with the output signal as explained previously.

Tijdbasischakelingen.

ds enkele jaren worden er tijdbasischakelingen ontwikkeld, die met een minimum aan uitwendige componenten zich lenen tot de samenstelling van astabiele- en monostabiele multivibratoren, van Schmitt-triggers, enz,...

en populair en veel gebruikt IC is de 555. Deze IC kan doelmatig werken met een voedingsspanning tussen 4,5 en 16 V, en schakelt stromen tot 200 mA, terwijl hij praktisch ongevoelig is voor temperatuursveranderingen. Hij is compatibel met elke IC-familie. De IC is verpakt in een 8-pens DIL behuizing.

IC 556 is een gelijkaardig IC die tweemaal de schakeling van de 555 bevat in één behuizing.

1 Opbouw en werking.

In figuur 5.1 wordt het blokschema van de 555 voorgesteld. De schakeling is opgebouwd rond twee comparatoren waarvan de uitgangen een SR-flipflop sturen. Op de uitgang van de flipflop is een onlaadtransistor geschakeld. De FF stuurt ook een eindtrap, en een resistief netwerk.

- Als de triggerspanning (klem 2) kleiner wordt dan $1/3 U_B$ zal de uitgang van de OPAMP 2 naar een hoog niveau schakelen. Hierdoor wordt de SR-flipflop geset. ($Q = 1$).




Fig. 5.1. Blokschema van de 555

Door de geheugenwerking van de flipflop blijft deze toestand behouden als de triggerspanning wegvalt. Het lage niveau aan de complementaire uitgang \bar{Q} brengt de onlaadtransistor in gesperde toestand.

- Als de drempelspanning (klem 6) groter wordt dan $2/3 U_B$ zal de uitgang van OPAMP 1 naar een hoog niveau schakelen. De flipflop wordt hierdoor gereset ($Q = 0$). Uiteraard blijft deze toestand ook behouden bij het wegvallen van de drempelspanning. Het hoog niveau van \bar{Q} maakt de onlaadtransistor geleidend.
- Een actief laag signaal op de reset-ingang brengt de uitgang van de IC op een laag niveau. Door de prioriteit van dit signaal ten opzichte van de andere ingangssignalen, kan de werking van de schakeling gedurende welbepaalde tijdsintervallen onderbroken worden.

De werking van de 555 kunnen we als volgt samenvatten :

- De uitgang kan hoog gemaakt worden door een triggersignaal dat lager is dan $1/3 U_B$.
- Deze toestand blijft behouden tot de drempelspanning groter wordt dan $2/3 U_B$.
- Door toepassing van een controlespanning (op klem 5) is het mogelijk willekeurige spanningsniveaus in te stellen.

Logboek

Logboek: Jonas Anrijs

<i>datum</i>	<i>onderwerp</i>	<i>tijd</i>
11/09/00	Bibliotheek zoeken	0u30
13/09/00	Opstellen inhoudstafel	1u30
04/11/00	Samenkomen	6u30
27/12/00	Samenkomen	6u00
02/02/00	Bibliotheek zoeken	5u00
20/02/00	Tekening maken	4u00
24/02/00	Bezoek radartoren	3u00
15/03/00	Samenkomen	1u30
11/03/00	Tekening maken	1u00
20/03/00	Verkeersradar	2u00
25/03/00	Internetten	3u00
26/03/00	SAR	2u00
01/04/00	SAR	3u00
02/04/00	SAR	3u00
06/04/00	proefpresentatie	5u30
07/04/00	proefpresentatie	3u20
26/04/00	SAR	4u00
11/05/00	Labometingen	5u30
13/05/00	Afwerken moderne toepassingen	2u00
17/05/00	Verslag bezoek radar in Zeebrugge	2u30
18/05/00	Labometingen	3u00
19/05/00	Samenkomen	5u00
23/05/00	Afwerking en lay-out	5u00
24/05/00	Afwerking en lay-out	9u00

Logboek: Tom Deraus

<i>datum</i>	<i>onderwerp</i>	<i>tijd</i>
13/09/99	Opstellen voorlopige inhoudstafel	1h30
03/10/99	Informatie opzoeken: principiële werking	1h30
04/10/99	Uitwerken grondbegrippen	1h00
11/10/99	Informatie zoeken: internet	2h00
04/11/99	Samen werken aan GIP	6h30
26/12/99	Ingeleverd stuk verbeteren	0h30
27/12/99	Samen werken aan GIP	1h30
07/02/00	Informatie zoeken: golven en trillingen	3h00
19/02/00	Beginnen uitwerken golven en trillingen	2h00
24/02/00	Bezoek radartoren	3u00
14/03/00	Golven en trillingen	1h30
15/03/00	Bespreken 'wat nog te doen'	1h00
06/04/00	Vorbereiden voorstelling	3h00
10/04/00	Figuren tekenen voor golven en trillingen	1h00
06/05/00	Uitwerken ultrasone golven en microgolven	3h00
07/05/00	Uitwerken reflectie, diffractie en refractie	1h30
10/05/00	Informatie zoeken: klystron + uitwerken	1h30
14/05/00	Uitwerken bundelen van geluidsgolven	0h30
15/05/00	Bijwerken en verbeteren golven	2h30
16/05/00	Verder uitwerken klystron	1h00
17/05/00	Afwerken hoofdstuk	1h30
18/05/00	Onderverdeling + inhoudstafel maken	0h30
19/05/00	Stukken samenbrengen + veranderen inhoudstafel	4h00
20/05/00	Maken van het logboek	1h00
21/05/00	Figuren nummeren + spellingscontrole	2h30
22/05/00	Alles in het juiste opmaakprofiel + controle	1h30
23/05/00	Uitwerken transducer + alles in orde doen	5h45

Logboek: Jonas Missiaen

<i>datum</i>	<i>onderwerp</i>	<i>tijd</i>
01/09/99	Zoeken op internet	1u00
08/09/99	Bibliotheek KHBO Oostende	4u00
12/09/99	Lezen boeken	2u00
13/09/99	Opstellen inhoudstafel	1u30
18/09/99	Tekenen	0u45
20/09/99	Tekst + tekeningen analoge verwerking	1u00
22/09/99	Vervolg	2u00
30/09/99	Verbeteren tekening + tekst	0u20
06/10/99	Vervolg	1u00
24/10/99	Lezen	1u30
02/11/99	Verbeteren tekst	1u30
04/11/99	Samenkomen	6u30
27/12/99	Samenkomen	6u00
30/12/99	Ontwerpen schakeling	1u20
04/01/00	Vervolg	1u00
06/01/00	Vervolg	0u30
12/01/00	Vervolg	2u00
16/01/00	Vervolg	1u30
19/01/00	Vervolg	2u00
22/01/00	Tekst	3u00
23/01/00	Tekst + tekeningen	3u00
25/01/00	Vervolg	1u00
26/01/00	Vervolg	2u00
29/01/00	Vervolg	1u30
31/01/00	Vervolg	1u20
06/02/00	Vervolg	2u30
08/02/00	Zoeken op internet	0u40
09/02/00	Engelse tekst zoeken	1u20
14/02/00	Bezoek aan de verkeerstoren van Zeebrugge	3u00
17/02/00	Verbeteren tekst	2u00
19/02/00	Verbeterentekst + aanmaken opmaakprofielen	5u30
20/02/00	Vervolg	0u30
08/03/00	Ontwerpen schakeling + tekst en tekeningen	4u00
09/03/00	Vervolg tekst	1u30
15/03/00	Samenkomen	1u30
18/03/00	Presentatie maken	2u00
22/03/00	Vervolg	0u30
25/03/00	Vervolg	0u30
06/04/00	Presentatie afwerken	5u30
07/04/00	Proefpresentatie	3u20
22/04/00	Tekst digitale sinus	3u00
23/04/00	Vervolg + snelheidsbepaling	3u30
24/04/00	Snelheidsbepaling	4u00
26/04/00	Hoekbepaling	2u00
29/04/00	Vervolg	3u30
30/04/00	Vervolg + voorbereiding labometingen +opzoeken in data bladen	2u40

01/05/00	Vervolg	4u00
02/05/00	Vervolg	2u30
03/05/00	Vervolg	3u00
04/05/00	Vervolg	1u20
06/05/00	Vervolg + vervolg hoekmeting	5u30
07/05/00	Vervolg snelheidsbepaling	3u40
08/05/00	Vervolg	2u00
09/05/00	Opzoeken in databoeken	1u30
10/05/00	Solderen schakeling	4u20
13/05/00	Verbeteren tekst	2u30
14/05/00	Vorbereiding opendeurdag	3u15
15/05/00	Opzoeken in databoeken	1u20
17/05/00	Solderen	3u20
18/05/00	Metingen	3u00
19/05/00	Samenkomen opmaak	5u00
23/05/00	Afwerking en lay-out	5u30

Logboek: Gerd Vermont

<i>datum</i>	<i>onderwerp</i>	<i>tijd</i>
08/09/00	Boeken gezocht in KHBO Oostende	4u00
13/09/99	Opstellen inhoudstafel	1u30
22/09/99	Opstellen impuls lengte, doppler-effect	1u00
02/10/99	Samenvatten boek golven (hfst1)	1u00
03/10/99	Idem + zoeken info opwekken golven, wetten maxwell,...	
09/10/99	Lezen GIP: elektromagn. Golven (David d'Hondt) Bib: boeken verlengen Lezen: eindwerk 'US-radarsysteem'	2u30
14/10/99	Kopiëren uit boek: RADAR: theorie en praktijk	0u30
16/10/99	Terugbrengen boeken KHBO	2u00
03/11/99	Zoeken informatie BIB. Brugge	1u00
04/11/99	Afwerken 1 ^e versie (Bij Tom Derous)	6u30
25/12/99	Lezen boeken elektronica	1u00
26/12/99	Lezen boeken elektronica	1u00
27/12/99	Samenkomen	6u00
28/12/99	Bibliotheek	2u00
29/12/99	Lezen cursus elektronica: de transistor	1u00
24/02/00	Bezoek radartoren	3u00
04/03/00	Polarisatiemethodes (algemeen)	2u00
06/03/00	Idem + aanbrengen verbeteringen	3u00
07/03/00	Stabiliteitsfactoren (met Rb aan collector)	4u00
09/03/00	Stabiliteitsfactor (met spanningsdeler)	4u00
10/03/00	Bekijken signaalvervangsschema's + stabiliteitsfactoren	3u00
11/03/00	Bekijken signaalvervangsschema's	4u00
15/03/00	Samenkomen: afspraken i.v.m. proefpresentatie	1u30
06/04/00	Vorbereiding proefpresentatie	5u30
07/04/00	Vorbereiding proefpresentatie + presentatie	3u20
11/04/00	Signaalvervangschema 's uitwerken	2u20
13/04/00	Signaalvervangschema 's uitwerken	2u00
15/04/00	Oscillatoren Bib: boeken gezocht	2u00
17/04/00	Proberen inzicht te krijgen in oscillatoren	2u00
18/04/00	Katalogus gekocht in elektro 8000 + info US luidspr. Gevraagd Praktisch ontwerp: 2-traps versterker (werkt)	3u00
19/04/00	Praktisch ontwerp: 3-traps versterker (werkt) Opstellen formules oscillatoren (Colpitts-Hartley en Clopp osc.) Logboek typen	5u00
20/04/00	Proberen opstellen formules oscillator met afg. Collocorketen	1u00
22/04/00	Aanbrengen verbeteringen Labometing II, III en IIII opstellen	2u00
23/04/00	Lezen: LF – vermogenversterkers	2u00
24/04/00	Opstellen inleiding hoofdstuk 4 Aanbrengen verbeteringen	3u00
06/05/00	Versterker met tegenkoppeling, versterker in GCS	4u00
07/05/00	Voorgaande berekeningen	4u00
09/05/00	Intikken + verbeteren voorgaande berekeningen	4u00

10/05/00	Solderen versterker I + componenten gaan halen	4u00
11/05/00	Labometing op versterker I	5u30
12/05/00	Verwerking meetresultaten	2u00
17/05/00	Solderen versterker I + intikken bijgewerkt ontwerp	4u00
18/05/00	Labometing op versterker I	3u00
19/05/00	Samenkomen Layout	5u00
20/05/00	Verwerking meetresultaten Layout hoofdstuk 4 bijwerken Oscillator met afgestemde collectorketen Layout hoofdstuk 2 bijwerken	7u00
21/05/00	Bijwerken layout hoofdstuk 4	2u00
22/05/00	Inscannen bijlagen + foto's zeebrugge Verbeteringen aanbrengen (hfst.4) Hoofdstukken 2,3 en 4 samenbrengen + layout	7u00
23/05/00	Afwerking en lay-out	8u00
24/05/00	Afwerking en lay-out	9u00

